Semiconductor memory asynchronous pipeline

Publication number: CN1296624
Publication date: 2001-05-23
Inventor: MES IAN (CA)

Applicant: MOSAID TECHNOLOGIES INC (CA)

Classification:

-international: G11C11/407; G11C7/10; G11C11/409; G11C11/407:

G11C7/10; G11C11/409; (IPC1-7): G11C7/00

- European: G11C7/10M5; G11C7/10R Application number: CN19988004908 19990401

Priority number(s): CA19982233789 19980401; US19980129878 19980806

Also published as:

WO9950852 (A1)
EP1068619 (A1)
US6772312 (B2)
US2003065900 (A1)
EP1068619 (A0)

more >>

Report a data error here

Abstract not available for CN1296624

Abstract of corresponding document: WO9950852

An asynchronously pipelined SDRAM has separate pipeline stages that are controlled by asynchronous signals. Rather than using a clock signal to synchronize data at each stage, an asynchronous signal is used to latch data at every stage. The asynchronous control signals are generated within the chip and are optimized to the different latency stages. Longer latency stages require larger delay elements, while shorter latency states require shorter delay elements. The data is synchronized to the clock at the end of the read data path before being read out of the chip. Because the data has been latched at each pipeline stage, it suffers from less skew than would be seen in a conventional wave pipeline architecture. Furthermore, since the stages are independent of the system clock, the read data path can be run at any CAS latency as long as the re-synchronizing output is built to support it.

Data supplied from the esp@cenet database - Worldwide